Plunify Introduces Software to Minimize, Eliminate Performance Errors in FPGA Designs
June 06, 2017
First-Time DAC Exhibitor Will Demonstrate Portfolio of Machine Learning-Based Tools
Plunify®, supplier of field programmable gate array (FPGA) timing and performance software based on machine learning techniques, today introduced Kabuto™ to minimize and eliminate performance errors.
Kabuto joins Plunify's InTime™ for time closure and performance optimization to solve critical design problems for a variety of markets, including data center, advanced driver assistance systems and high-frequency trading. "Our machine learning features for timing closure and optimizing FPGA designs enables our users to outperform their competitors," remarks Harnhua Ng, Plunify's chief executive officer and co-founder.
Plunify will exhibit at the Design Automation Conference (DAC) in Booth #1631 June 19-21 from10 a.m. until 6 p.m. at the Austin Convention Center in Austin, Texas. It will offer continuous demonstrations of its complete product portfolio.
Introducing Kabuto for fixing RTL Code Performance
Kabuto, the Japanese term for "helmet," protects FPGA designs from performance errors by recommending register transfer level (RTL) code fixes based on timing path and RTL code analysis. It reads critical-path information and pinpoints corresponding source code segments, analyzes them and then proposes RTL fixes.
For instance, Kabuto can identify the need to pipeline a design, suggest the exact lines of code to be modified and ensure that dependencies are checked properly. Unlike linting tools, Kabuto recommends fixes for bad timing paths at the register transfer level.
Added Capabilities to InTime
As FPGAs and design flows become more complex, the number and difficulty of critical timing and performance issues increase exponentially. InTime timing closure and performance optimization addresses these challenges using a unique data-driven approach and helps engineering groups achieve their design timing goals. It learns and infers the best tool parameters, such as synthesis options, place & route options and placement locations, for a design. InTime uses statistical modeling and machine learning capabilities to draw insights from the data to improve quality of results.
The latest version offers improved timing control and performance capabilities. An Auto Placement feature now supports Quartus Prime Pro 17.0, Quartus 17.0, Vivado 2017.1. InTime runs fully automated on the user's servers or in a cloud computing environment.
The latest capabilities enable customers to build their own proprietary design database, ensuring that the more an engineering group uses InTime, the smarter the group's learning database becomes, further accelerating the time to design closure.
While InTime is used primarily for timing closure, Plunify's algorithms can be applied to critical variables like power and area as well.
Availability and Pricing
InTime is shipping now, as is a beta version of Kabuto.
Pricing is available upon request.
Plunify has a successful track record with engineering groups across many different types of FPGA designs. It has sales in Australia, China, India, Japan, Singapore and the United States with a variety of customer service options including on-site training, hotline support and consulting services.
Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets, including data center applications and applications such as advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify's portfolio includes the EDAxtend™ chip design platform, InTime timing closure tool and Kabuto performance RTL advisor.
Engage with Plunify at:
Plunify's blog: blog.plunify.com