MIPS will be bringing its RISC processor IP for high-end automotive, industrial computing, and communications applications while demonstrating products at embedded world 2023 (Hall 4 Booth 620).

How RISC-V is Helping to Drive Next-Gen Automotive Experiences

RISC-V Summit, San Jose. MIPS has designated Imperas to deliver flexible framework RISC-V processor verification tools to simplistically adapt from issue recognition and debug resolution in a testbench ecosystem consistent with the SystemVerilog EDA tools. The provided tools support the open standard RVVI (RISC-V Verification Interface) with the ability to communicate with a processor.

MIPS is working with Intel to accelerate innovation in open computing

Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced with MIPS, Inc., the processor technology company focused on the commercialization of RISC-based processor architectures and IP cores, the continuation and extension to the long-standing relationship with simulation and verification support for RISC-V.