Alliance Memory Expands Lineup of High-Speed CMOS DDR4 SDRAMs With New 8Gb Devices

By Tiera Oliver

Associate Editor

Embedded Computing Design

October 06, 2020

Video

Alliance Memory Expands Lineup of High-Speed CMOS DDR4 SDRAMs With New 8Gb Devices

AS4C1G8D4 and AS4C512M16D4 High-Speed CMOS DDR4 SDRAMs

Alliance Memory announced that it has expanded its portfolio of higher-density CMOS DDR4 SDRAMs with two new 8Gb devices. The AS4C1G8D4 and AS4C512M16D4 offer low power consumption and ideal data transfer rates in 78-ball and 96-ball FBGA packages, according to the company.

Per the company, compared with DDR3 SDRAMs, the devices released reduce operating voltages from 1.65V to +1.2V (±0.06V) to increase battery life in portable electronics such as smartphones and tablets. For ideal efficiency and performance in 5G designs, desktop computers, and servers, the 1Gb x 8-bit AS4C1G8D4 and 512M x 16-bit AS4C512M16D4 offer up to 16 memory banks and deliver suitable clock speeds of 1333MHz for ideal transfer rates to 2666Mbps/pin.

With minimal die shrinks, the DDR4 SDRAMs provide suitable drop-in, pin-for-pin-compatible replacements for similar solutions, eliminating the need for redesigns and part requalification. Offered in commercial (0°C to +95°C) and industrial (-40°C to +95°C) temperature ranges, the devices are ideal for the industrial, networking, IoT, automotive, gaming, and consumer markets.

The AS4C1G8D4 and AS4C512M16D4 support sequential and interleave burst types with read or write burst lengths of BL8/BC4/BC4 or 8 on the fly. An auto pre-charge function provides a self-timed row pre-charge initiated at the end of the burst sequence. Refresh functions include auto- or self-refresh. RoHS-compliant, the devices are lead- (Pb) and halogen-free.

Samples and production quantities of the new 8Gb DDR4 SDRAMs are available now, with lead times of eight to 10 weeks. Pricing for U.S. delivery starts $8 per piece.

For more information, visit: https://www.alliancememory.com/

Tiera Oliver, Associate Editor for Embedded Computing Design, is responsible for web content edits, product news, and constructing stories. She also assists with newsletter updates as well as contributing and editing content for ECD podcasts and the ECD YouTube channel. Before working at ECD, Tiera graduated from Northern Arizona University where she received her B.S. in journalism and political science and worked as a news reporter for the university’s student led newspaper, The Lumberjack.

More from Tiera